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Abstract. There are many applications in aeronautics where there exist strong couplings
between disciplines. One practical example is within the context of Unmanned Aerial Ve-
hicle (UAV) automation where there exists strong coupling between operation constraints,
aerodynamics, vehicle dynamics, mission and path planning. UAV path planning can be
done either online or offline. The current state of path planning optimisation online UAVs
with high performance computation is not at the same level as its ground-based offline
optimizer’s counterpart, this is mainly due to the volume, power and weight limitations
on the UAV; some small UAVs do not have the computational power needed for some
optimisation and path planning task. In this paper, we describe an optimisation method
which can be applied to Multi-disciplinary Design Optimisation problems and UAV path
planning problems. Hardware-based design optimisation techniques are used. The power
and physical limitations of UAV, which may not be a problem in PC-based solutions, can
be approached by utilizing a Field Programmable Gate Array (FPGA) as an algorithm
accelerator. The inevitable latency produced by the iterative process of an Evolutionary
Algorithm (EA) is concealed by exploiting the parallelism component within the dataflow
paradigm of the EA on an FPGA architecture. Results compare software PC-based so-
lutions and the hardware-based solutions for benchmark mathematical problems as well
as a simple real world engineering problem. Results also indicate the practicality of the
method which can be used for more complex single and multi-objective coupled problems
in aeronautical applications.
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1 INTRODUCTION
Multi-disciplinary design optimisation (MDO) has been actively applied across engi-
neering disciplines over a wide range of problems, the majority of which lies within the
field of aeronautics [1]. The complexity of modern systems has directed research focus
towards improving MDO search algorithms and analysis tools [2–4]. One method to speed
up the runtime of an MDO search algorithm is to implement its features in hardware,
where concurrent data processing is possible. MDO search algorithms that take several
hours to run could be executed in fractions of a second, impacting significantly on the
design time of a project.
One such hardware which has advanced extensively in technology is the Field Pro-
grammable Gate Array (FPGA). An FPGA implementation in the field of aeronautics
will also contribute to the Unmanned Aerial Vehicle (UAV) automation community where
it is necessary to have a high level of integration within the capabilities of a vehicle. One
practical example is within the context of Unmanned Aerial Vehicle (UAV) automation
where there exists strong coupling between operation constraints, aerodynamics, vehicle
dynamics, mission and path planning. UAV path planning can be done either online
or offline. The current state of path planning optimisation online UAVs with high per-
formance computation is not at the same level as its ground-based offline optimizer’s
counterpart, this is mainly due to the volume, power and weight limitations on the UAV;
some small UAVs do not have the computational power needed for some optimisation
and path planning task. In this paper, we describe an optimisation method which can
be applied to Multi-disciplinary Design Optimisation problems and UAV path planning
problems. Hardware-based design optimisation techniques are used. The power and
physical limitations of UAV, which may not be a problem in PC-based solutions, can
be approached by utilizing a Field Programmable Gate Array (FPGA) as an algorithm
accelerator. The inevitable latency produced by the iterative process of an Evolutionary
Algorithm (EA) is concealed by exploiting the parallelism component within the dataflow
paradigm of the EA on an FPGA architecture.
In this paper, an FPGA implementation of the search algorithm of an MDO is proposed.
Our proposed design inherits the diversity and Pareto optimality features necessary for
an effective MDO search algorithm. Simulation results showing speed up of 43 times for
discrete and discontinuous test problems, and 244 times for the constrained test problem.
2 BACKGROUND
Previous work incorporating search algorithm design onto FPGA [5–10] have ascertained
this concept. One of the limitations was the application to single objective search algorithms
only, which is not realistically applicable to real-world scenarios where conflicting objectives
often arise. An important point to note is that the paradigm behind an MDO search
algorithm design is very different from that of a single objective optimisation [11]; the MDO
search algorithm is aimed to find multiple trade-off optimal solutions with a wide range of
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values across the objectives, whereas a single objective optimisation search algorithm is
directed towards one optimal solution. Bonissone and Subbu [12] presented an Evolutionary
Multi-objective Optimisation on an FPGA but were restricted to the basic filtering of
Pareto fronts and not addressing the core features such as solution diversity and Pareto
optimality.
3 METHODOLOGY
The methodology applied to this research is as depicted in Figure 1 below. Coinciding
with the methodology, the rest of the paper is organized as follows. Section 4 summarises
the features of EAs which contribute to a robust MDO search algorithm. Section 5
presents the proposed FPGA-based MDO implementation. Section 6 reports on the test
problems conducted to verify the functionality of the FPGA-based MDO and demonstrate
its effectiveness. Section 7 concludes with a brief summary and highlighting future work.
Figure 1: Methodology for developing an FPGA-based MDO
4 MULTI-DISCIPLINARY DESIGN OPTIMISATION
The two main objectives in multi-objective optimisation and MDO is to find a set of
solutions which are as diverse as possible and as close as possible to the set of optimal
solutions within the feasible search space, known as the Pareto-optimal front [11]. There are
a number of search methods used in MDO, such as NSGA-II [13], DPGA [14], SPEA [15],
TDGA [16] and PAES [17]. One class of the techniques actively applied on MDO is
Evolutionary Algorithms (EAs) [18,19], which is a Metaheuristic optimisation algorithm
inspired by the theory of natural evolution. The attractiveness of EAs lies in its population-
based characteristic, where manipulating multiple solutions leads to the simultaneous
discovery of a Pareto set [4]. There are a number of EAs and MOEAs with different
features. In this paper we use and explore the features of a well known multi-objective
EA, NSGA-II [13]. Even though NSGA-II has some drawback [13], it also has very good
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features such as diversity maintenance technique using a crowding distance assignment
and Pareto ranking for preserving elitists.
5 PROPOSED FPGA-BASED MDO
5.1 Algorithm Overview
The architecture of the FPGA-based MDO is depicted below in Figure 2. The algo-
rithm incorporates the key features, fixed-point representation, random number generator,
crossover, mutation, Pareto front ranking, crowding distance assignment, selection and
evaluation, which are needed for securing diverse Pareto-optimal fronts. The popula-
tion, consisting of candidate solutions, is stored on the block RAM onboard the FPGA.
Tournament selection is randomly carried out across the population, determining better
candidate solutions to be genetically altered, which produces the offspring for that current
generation. After the offspring have been crossovered, mutated and evaluated, they are
concatenated with the parent population to undergo Pareto front ranking and crowding
distance assignment. The higher ranking and wider spread solutions are updated back
into the population block RAM. It is stressed that the data flow arrow in Figure 2 denotes
parallel processing. The following subsections will describe the functionality of the basic
features and modules of the proposed FPGA-based MDO.
Figure 2: Architecture of the FPGA-based MDO search algorithm.
5.2 Representation
One of the first design decisions is determining the representation of candidate solutions.
These could be coded either in real-coded binary, floating-point or fixed-point numbers.
Michalewicz [19] experimented and concluded that floating-point and fixed-point represen-
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tation is faster, more consistent and higher in precision than real-coded representation.
Since the complexity of floating-point arithmetic consumes a larger logic footprint and is
not as efficient as fixed-point arithmetic, therefore the candidate parameters are encoded
in fixed-point representation.
5.3 Random Number Generator
When deciding on a logic level Random Number Generator (RNG) for an FPGA
implementation, two main factors are taken into consideration. They are the randomness
and its period. Matsumoto and Nishimura [20] proposed a pseudo RNG called Mersenne
Twister, which was argued to be as fast and random as the standard ANSI-C ”rand()”.
The Mersenne Twister is essentially a uniformly distributed pseudo RNG based on a
matrix linear recurrence over a large finite binary field. Another advantage of FPGA
implementation of a Mersenne Twister is its low resource consumption and its capability
to generate new random sequences every clock cycle.
5.4 Crossover/Mutation
A simulated binary crossover and a polynomial mutation proposed by Deb and Agarwal
[21] are implemented. The intention of a crossover operation is to exchange useful
information between two candidate solutions, whereas a mutation operation is aimed
to slightly alter a candidate solution. Thus, crossover and mutation can be seen as
exploitation and exploration respectively. A balance between them is applied to guide a
search algorithm.
5.5 Pareto Front Ranking
Pareto front ranking is based on the non-dominance feature of a candidate solution [11].
Solution A is said to dominate solution B if all of solution A’s fitness is better than solution
B’s, else solution B is non-dominated. Non-dominated solutions are allocated higher rank
than dominated ones, hence ensuring the preservation of Pareto fronts.
5.6 Crowding Distance Assignment
A technique proposed by Deb(2001) [11] known as crowding distance assignment is
implemented to maintain the diversity of the Pareto fronts. The advantage of this technique
lies in the nature by which it operates, whereby it does not require any performance
dependent parameter.
5.7 Selection
Tournament selection based on the Pareto front rank and crowding distance is used as a
competition winning criteria for the next generation of offspring. Higher ranking solutions
wins over lower ranking solutions. If two solutions are of the same rank, the solution with
higher crowding distance wins. This method ensures the survival of the fittest.
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5.8 Evaluation
The evaluation module is the only module that is application dependent. It would
contain the necessary objective functions to be optimized.
6 EXPERIMENTS AND RESULTS
6.1 Test problems
Three different types of test problems were used as a test bench. These three test
problems were specifically chosen to analyze the functionality of the algorithm when
applied on discrete, discontinuous and constrained problems. The first test problem is
SCH1 [22]:
Minimize f1(x) = x
2,
Minimize f2(x) = (x− 2)2. (1)
This problem has a convex set of Pareto-optimal solution. It is aimed to highlight the
diversity of solutions and whether or not they lie on the convex Pareto-optimal front.
The second test problem is SCH2 [22] :
Minimize f1(x) =

−x if x < 1,
x− 2 if 1 < x ≤ 3
4− x if 3 < x ≤ 4
x− 4 if x > 4
Minimize f2(x) = (x− 5)2. (2)
This problem has a Pareto-optimal front consisting of two discontinuous regions. The
aim for this test problem is to verify if the algorithm will capture the true Pareto-optimal
front and not get trapped in a local front.
The third test problem is a well-studied constrained welded beam design problem [23]:
Minimize f1(x) = 1.10471h
2l + 0.04811tb(14 + l),
Minimize f2(x) =
2.1952
t3b
. (3)
Subjected to g1(x) ≡ 13, 600− τ(x) ≥ 0,
g2(x) ≡ 30, 000− σ(x) ≥ 0,
g3(x) ≡ b− h ≥ 0,
g4(x) ≡ Pc(x)− 6, 000 ≥ 0,
0.125 ≤ h, b ≤ 5,
0.1 ≤ l, t ≤ 10. (4)
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where:
τ(x) =
√
(τ ′)2 + (τ ′′)2 +
lτ ′τ ′′√
0.25(l2 + (h+ t)2
,
τ ′ =
6, 000√
2hl
,
τ ′′ =
6, 000(14 + 0.5l)
√
0.25(l2 + (h+ t)2)
2(0.707hl( l
2
12
+ 0.25(h+ t)2))
,
σ(x) =
504, 000
t2b
,
Pc(x) = 64, 746.022(1− 0.0282346t)tb3. (5)
This optimisation problem consists of four design variables and five inequality constraints.
It is aimed to test the search algorithm functionality under constrains.
6.2 Experiment Setup
The PC-based implementation for comparison is the NSGA-II [13], which is fundamen-
tally based on an elitist genetic algorithm. NSGA-II was simulated though MATLAB
on a Intel(R) Core(TM)2 Duo CPU E8600 @ 3.33GHz, 3.49 GB of RAM. The proposed
FPGA-based MDO was simulated on a Xilinx Virtex 4 (xc4vlx200-11ff1513). This section
illustrates the FPGA-based MDO and NSGA-II results on the three tests problems. The
parameters used for both algorithms and all the test problems are as follows:
- population size = 20,
- number of generations = 100,
- crossover rate = 0.9,
- mutation rate = 0.1.
6.3 Discussion of the Results
Figure 3 and Figure 4 shows the Pareto fronts captured for SCH1 and SCH2 respectively.
The proposed FPGA-based MDO was demonstrated to be able to converge to the true
Pareto-optimal front and not being trapped in a local front for the discontinuous problem
(SCH2). In both problems the FPGA-based MDO found diverse set of solutions, about of
the same quality as those found by the NSGA-II.
Figure 5 shows the performance of the algorithms of the constrained welded beam
problem. Both algorithms were not able to converge to the true Pareto-optimal front
after a low specified number of generations; the true Pareto front is found after 10000
generations of the PC-based NSGA-II. The FPGA-based MDO is able to find 4 solutions
closer and better than NSGA-II after 100 generations. The fronts captured by both
algorithms are also diverse; no clustering occurred.
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Table 1 shows the computation time results for the test problems. The computation
time was significantly enhanced, in particular for the welded beam problem where there
was a speed improvement of 244 times. The NSGA-II, which is processing sequentially, is
problem complexity dependent; as the objectives becomes more complex, the algorithm
takes a longer time to process the information. Whereas the FPGA-based MDO search
algorithm have no correlation with the problem definition because of its parallel processing,
which accounts to the significant speed improvement when faced with the more complex
welded bream problem.
Figure 3: Pareto fronts obtained using MATLAB and FPGA for the SCH1 problem showing both
algorithms converging to the true Pareto-optimal front.
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Figure 4: Pareto fronts obtained using MATLAB and FPGA for the SCH2 problem showing both
algorithms converging to the true Pareto-optimal front.
Figure 5: Pareto fronts obtained using MATLAB and FPGA for the welded beam problem showing both
algorithms not converging to the true Pareto-optimal front.
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Table 1: Computation time results showing the speed improvements
Computation Time (ms) Speed
Test Problem NSGA-II FPGA-Based MDO Improvement (X)
SCH1 232 7.542 30
SCH2 354 8.128 43
Welded Beam Problem 1805 7.392 244
7 CONCLUSIONS
We have proposed a computationally fast and effective search method to address the
increasingly complex field of Multi-disciplinary Design Optimisation (MDO). On three
different types of test problems, which pertained to discrete, discontinuous and constrained
problems, the proposed FPGA-based MDO was able perform computationally better than
NSGA-II, with speed improvements of over 30 times, and producing results of about
similar quality. However, with the welded beam problem, the FPGA-based MDO with its
data represented in predefined 32-bit fixed-point widths was not able to attain a wider
Pareto-front. In the aeronautics community, this optimisation method can be used on
the ground for design problems (aerodynamics, structural etc.) and also practicable for
onboard aeronautics application, where equipment size and power consumption are limiting
current onboard capabilities.
Future work will look into improving the solution quality by analysing how fixed-point
representation and resolution affects the Pareto-front found, especially when objective
space of the problem is unknown beforehand. One possible research development is to
dynamically alter the width of the fixed-point representation based on the search progress.
Additionally, the computation time can be drastically improved by pipelining the flow of
FPGA modules.
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